Discover the PCIM Europe

CHIP MANUFACTURING Ansys semiconductor simulation solutions certified for UMC's 3D chip technology

From ANSYS, Inc (Press release) Reading Time: 1 min |

Related Vendors

Ansys multiphysics solutions have been certified by global semiconductor foundry UMC to simulate its latest 3D-IC WoW stacked technology, which will improve the power, efficiency and performance of edge AI, graphic processing, and wireless communication systems.

Ansys semiconductor simulation tools are certified for UMC's latest wafer-on-wafer (WoW) advanced packaging technology.
Ansys semiconductor simulation tools are certified for UMC's latest wafer-on-wafer (WoW) advanced packaging technology.
(Source: Roni - stock.adobe.com)

ANSYS® RedHawk-SC Electrothermal™ simulation result showing the temperature distribution of a chip and package assembly.
ANSYS® RedHawk-SC Electrothermal™ simulation result showing the temperature distribution of a chip and package assembly.
(Source: ANSYS, Inc)

WoW technology consists of silicon wafers, or dies, that are stacked vertically rather than placed horizontally across a board. Built on cloud-optimized infrastructure, Ansys RedHawk-SC™ and Ansys RedHawk-SC Electrothermal™ have the speed, capacity, and predictive accuracy to handle full-chip analysis, including multi-die packages and interconnects for power and signal integrity, thermal profiling, and more. These 3D-IC solutions for multiphysics analysis fit into a larger set of comprehensive Ansys solutions for board and system electrothermal analysis, including Ansys SIwave™ and Ansys Icepak™.

“We’re pleased with the result of our collaboration with Ansys in the delivery of UMC technology reference flow, which empowers customers to address growing performance, reliability, and power demands for cloud and data center applications,” said Osbert Cheng, vice president of device technology development and design support at UMC. “The collaborative efforts combining Ansys’ comprehensive chip-package co-analysis solutions with UMC’s advanced chip-stacking technology address complex multiphysics challenges in 3D-IC packaging technologies.”

“Ansys and UMC’s 3D-IC solutions address complex multiphysics challenges to meet stringent power, performance, thermal and reliability requirements,” said John Lee, vice president and general manager of the electronics, semiconductor, and optics business unit at Ansys. “Ansys’ dual-approach with both chip- and system-aware design solutions enable mutual customers to accelerate design convergence with greater confidence from small, delicate details at chip level to system-level design challenges.”

Follow us on LinkedIn

Have you enjoyed reading this article? Then follow us on LinkedIn and stay up-to-date with daily posts about the latest developments on the industry, products and applications, tools and software as well as research and development.

Follow us here!

(ID:49762662)

Subscribe to the newsletter now

Don't Miss out on Our Best Content

By clicking on „Subscribe to Newsletter“ I agree to the processing and use of my data according to the consent form (please expand for details) and accept the Terms of Use. For more information, please see our Privacy Policy.

Unfold for details of your consent