SILICON CARBIDE MOSFETS Parasitic turn-on of SiC MOSFETs – Turning a bug into a feature

Related Vendors

Schunk Sonosystems GmbH

PCIM Europe

Rogers Corporation

EA Elektro-Automatik GmbH & Co. KG

ROHM Semiconductor GmbH

more less

Microchip LTD

MESAGO Messe Frankfurt GmbH

ICT SUEDWERK GmbH

Maschinenfabrik Reinhausen GmbH

onsemi

less

Many publications have already dealt with the unwanted parasitic turn-on (PTO) of semiconductor devices and how to get rid of it. But in the same-titled paper, which was awarded with the Young Engineer Award 2020, it was shown that high power applications may even benefit from a small PTO.

In recent years, wide bandgap devices like SiC MOSFETs aim to replace Si IGBT in many applications. SiC MOSFETs show many advantages, like the absence of tail currents during turn-off or the reverse conduction, which can be used to replace external freewheeling diodes. But some challenges remain. Depending on various MOSFET parameters like threshold voltage and the values of the MOSFET capacitances, the phenomenon of parasitic turn-on may occur.

When the SiC MOSFET of one phase turns on, the Drain-Source voltage (v_ds) passes over from this MOSFET to the complementary MOSFET. In the latter, the positive (dv_ds/dt) introduces a capacitive current over the Gate-Drain capacitance (C_gd), which charges the Gate-Source capacitance (C_gs). When the voltage of the Gate-Source capacitance (v_gs) exceeds the threshold voltage, the MOSFET turns on unintentionally, which leads to a short circuit of the phase. This is the reason, why many papers deal with parasitic turn-on (PTO) itself and how to avoid it. In contrast to that, this article aims to use the parasitic turn-on in order to dramatically save turn-on losses.

Measurement conditions

In many applications, like traction application, which is in the focus of the paper, the maximum switching speed is determined by the maximum transient v_ds overvoltage. The reason for this overvoltage at turn-on is briefly explained before the measurement conditions are shown. Figure 2 shows the signals of both SiC MOSFETs in a half-bridge configuration during SiC MOSFET turn-on and Body diode turn-off.

In the following, the active switch will be the low side switch (LSS) and the complementary MOSFET the high side switch (HSS). For the hard switching turn-on, the overvoltage occurs at the HSS, where its body diode turns off the current. It can be seen, that during the dv_ds/dt phase (III), the v_ds voltage of the HSS (v_ds,HSS) rises above the DC-link voltage (v_DC-link). The maximum v_ds,HSS is due to the v_ds voltage, which has already been taken over from the LSS (dotted) and the voltage across the commutation stray inductance due to the reverse di_d/dt. The reverse current consists of different effects. Especially at high temperatures and high forward di_d/dt, it is largely influenced by the reverse recovery of the body diode. But there is also the capacitive current due to rising v_ds voltage at the HSS, which is the beginning of the oscillation between the output capacitance of the HSS and the commutation stray inductance. In the case of the parasitic turn-on of the HSS, the reverse current is additionally increased due to the opening of the MOS channel.

PCIM Europe 2020

Winners of the PCIM Europe Young Engineer Awards 2020

In a light railway application, v_DC-link is typically at 750 V but the DC-link voltage can go up to over 1000 V. With the usage of SiC MOSFETs with a rated voltage of V_r=1.7 kV and the assumption of a maximum of v_DC-link=1.2 kV the overvoltage mustn't exceed 500 V. Therefore, the on gate resistance (R_g,on) is determined at v_DC-link=1.2 kV at the maximum switching current (I_sw,max) and the maximum operating temperature of 125°C. This condition is used to get the worst case reverse recovery current with the highest di_d/dt and thus overvoltage at the HSS. It is important to determine the off gate resistance (R_g,off) value as well, as it influences the discharge of C_gs of the HSS and thus the parasitic turn-on behavior. Hence, R_g,off was chosen to a minimum at the point of the highest transient overvoltage at the turn-off of the LSS. For the measurement, a double pulse setup with discrete 1.7 kV SiC MOSFET prototypes of about 50 A rated current (I_d,r) is used. I_sw,max was defined to be two times the rated current and thus 100 A. The commutation stray inductance L_σ is scaled to the get the same product L_σ⋅I_d,r as a typical light railway application.

Principle of the PTO usage

SiC MOSFETs are typically turned-off with a driver voltage (v_ctrl) of -5 V in order to prevent PTO. But the DUT is susceptible to PTO under these conditions and thus v_ctrl,HSS was varied to determine, at which voltage PTO can be prevented successfully. At v_ctrl=-12 V there is definitely no PTO, as a further decrease of the driver voltage doesn't change the switching behavior. R_g,on was minimized to lead to 500 V overvoltage, at the conditions explained in the last section, to 73 Ω. The result is shown in solid lines in Figure 3.

When switching under the same conditions and blocking the HSS with the typical value of -5 V, the dashed curves result. Since the PTO effect also depends on the turn-off resistance, this parameter is held constant at a typical value for the application throughout all measurements. The charge flowing in reverse direction gets larger due to the temporary short circuit condition of the PTO. But in this case, the additional charge is only very small in comparison to critical PTO conditions, which may lead to failure of the device. The losses of both switches are shown in Table 1.

Due to PTO, the total turn-on losses only increase by four percent, which is not critical. But when looking at the v_ds,HSS curve, there is a positive effect. The PTO leads to a very small reverse di_d/dt of the reverse current and thus eliminates the R_(g,on) determining overvoltage. This means that R_g,on can be further decreased at v_ctrl=-5 V, which can be seen in Figure 4.

The dashed curves show the measurement at -5 V and 73 Ω, which was already depicted in Figure 3. The external R_g,on was reduced to 25 Ω (-.) and 0 Ω (internal R_g≈4 Ω)) (-). The lower the R_g,on, the faster the di_d/dt-phase, which leads to a higher reverse recovery current of the diode. Without PTO this would lead to a high reverse di_d/dt and thus a v_ds voltage above 1700 V, but in this case the PTO leads to a low reverse di_d/dt. Eventually, the turn-on losses reduce practically to zero at R_g,on=0 Ω as the DC-voltage is completely taken over by the stray inductance during the di_d/dt phase. But due to the higher reverse current, the losses of the HSS increase. The loss comparison is shown in Table 2.

It can be seen, that the losses of the LSS at R_g,on=0 Ω are negligible and the ones of the HSS increase due to the reverse current of the PTO. But overall, the losses are reduced from 26.2 mJ to 6.9 mJ. When comparing this, with the total loss of 25.1 mJ without PTO, this means the losses could be reduced by factor 3.6!

What you can additionally find in the full paper of the PCIM

This article could already show the immensely positive effect of using the parasitic turn-on effect, which was so far completely unwanted. The full paper of the PCIM also contains the measurements, where a driver voltage <-5 V is used to slightly reduce the PTO effect and thus fully exploit the possible overvoltage to further reduce the losses. Furthermore, it is shown, that the method works for a broad spectrum of operation points (different T,v_dc-link and I_Load) and when considering typical threshold voltage tolerances of SiC MOSFETs. In future, a small PTO may also be used with devices, which do not show PTO at a negative driver voltage of v_ctrl=-5 V by increasing v_ctrl,HSS. Some MOSFET may even show this small PTO effect at v_ctrl,HSS=0 V. In addition to low turn-on losses, this would also eliminate the need of a negative driver voltage, which was mainly introduced to prevent PTO during the turn-on. Without the need for a negative driver voltage, the complexity and losses of the driver would be significantly lower.

(ID:46849711)